




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 9/30		A1	(11) International Publication Number: WO 97/22922
		(43) International Publication Date: 26 June 1997 (26.06.97)	
(21) International Application Number: PCT/US96/18838 (22) International Filing Date: 6 December 1996 (06.12.96) (30) Priority Data: 08/573,305 15 December 1995 (15.12.95) US (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventor; and (75) Inventor/Applicant (for US only): PADWEKAR, Kiran, A. [US/US]; 1520 Vista Club Circle #203, Santa Clara, CA 95054 (US). (74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published With international search report.	

(54) Title: INSTRUCTION ENCODING TECHNIQUES FOR MICROCONTROLLER ARCHITECTURE

(57) Abstract

Code and instruction encoding extensions to a microcontroller architecture provide backward compatibility with an existing microcontroller (unit 11) while allowing significant performance enhancements as a result to the new architecture. An extension to provide additional instruction codes has been implemented while retaining backwards compatibility so that the instructions for the prior processor retain their functionality by utilizing one unused opcode in the prior processor's opcode map. In this connection, two modes of operation are provided, namely binary and source modes. The entire instruction set is available in both modes, but the encoding is different. In the binary mode, all of the instructions of the prior processor keep their encoding. The additional instructions have an ASH prefix, ASH being the single unused opcode. In source mode, some of the instructions from the prior processor known as register instructions have the AS prefix, thereby freeing up 160 opcodes for more important instructions. Since the register based instructions of the new processor provide better performance than the instructions that they replace, there is no need to use the old register based instructions. Therefore, adding a byte and a state to the old register instructions results in a negligible penalty. In source mode, the instructions for new processor do not require the AS prefix. This shortens these instructions by 1 byte in length and speeds up the execution by 1 state.



Best Available Copy

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

-1-

INSTRUCTION ENCODING TECHNIQUES FOR MICROCONTROLLER ARCHITECTURE

Field of the Invention

- 5 The invention relates to microcontroller architectures, specifically techniques for ensuring compatibility between old and new members of a family of microcontroller architectures.

Background of the Invention

- 10 As new microcontroller architectures become feasible due to cost reductions for a variety of reasons and new techniques for improving the performance of microcontrollers become available, it is desirable to provide complete compatibility between old and new members of a family of microcontrollers to protect the investment of customers in program code and expertise with a particular design. These desires
15 result in tradeoffs between optimizing performance of a microcontroller with a new architecture while maintaining complete backwards compatibility. The present invention has particular application to an existing microcontroller sold under the product name MCS-51 by Intel Corporation and a new microcontroller known as MCS-251, also
20 available from Intel Corporation. The major differences between the architectures of the two microcontrollers are as follows:

- 25 1. Extended code and data spaces: The MCS-51 has 256 bytes of internal data, 64K of external data, and 64K of program memory. The MCS-251 in comparison has 16M, extendible to 4G, of single address space.
2. Unified address space: Single address space in the MCS-251 makes CPU and compiler implementations easier. In the MCS-51, program memory, data memory and internal registers each lie in a separate address space.
- 30 3. Extended stack: MCS-251 provides 64K of stack space (Extendible to 4G) compared to 256 bytes on the MCS-51.
4. Extended bit addressability: In the MCS-251, the special function registers (SFRs) and directly addressable RAM are bit addressable.

-2-

5. Extended register file: MCS-251 architecture has 24 more bytes of registers than the MCS-51 architecture.
6. Instruction set: The MCS-251 architecture provides an instruction set which is a superset of the MCS-51 instruction set.
- 5 7. Availability of extended address space: The MCS-251 architecture makes the MCS-251 extended address spaces accessible to the MCS-51 instruction set. This allows existing users to utilize their investments in MCS-51 software tools to tap the benefits of the MCS-251 architecture.

10 In the following description, the techniques of the present invention are described with reference to the MCS-51 and the MCS-251 architectures. However, the references to these two architectures are for convenience in describing the invention with respect to real world examples. Persons skilled in the art will recognize that the invention has
15 application to other architectures as well.

Summary of the Invention

The present invention is directed to address space, code and instruction encoding extensions to a microcontroller architecture which provide backward compatibility with an existing microcontroller while
20 allowing significant performance enhancements as a result to the new architecture. The extensions are based on the following architectural tradeoffs:

Address Space Extension

The MCS-51 architecture has 256 bytes of internal data, 64K of
25 external data, and 64K of program memory. The MCS251 in comparison has 16M (extendible to 4G) of single address space.

The internal data memory of the MCS-51 architecture is mapped at address 0 of the MCS-251 architecture. This removes the architectural restriction on internal RAM size. It further allows a stack
30 larger than 256 bytes without losing MCS-51 code compatibility. The stack rolls out from internal memory to external memory thus making an external stack available to existing MCS-51 programs.

-3-

The external data memory is mapped at 64K on the MCS-51 architecture. This allows instructions which move data to/from a register or accumulator from/to external memory to map to external memory (as long as there is no internal memory at 64K) without restricting the size of the internal RAM.

Program memory is mapped to FF0000. This allows the external bus, which is used for data transfer operations, to be extended beyond a 16-bit address while keeping compatibility with the MCS-51 port reset value of FF.

\overline{PSEN} (program store enable) or read strobe for external fetches and \overline{RD} (read) are the code and data strobes respectively for the MCS-51 architecture. The MCS-251 architecture unifies the code and data space by making \overline{PSEN} and \overline{RD} both address mapped code/data read strobes. This makes $\overline{PSEN}/\overline{RD}$ partitioning transparent to the software tools which do not see separate code and data spaces, but a single address space.

The MCS-51 registers R0-R7 (in four banks or 32 bytes total) have been extended to a 64 byte register file. The MCS-51 address and data registers have been mapped to this register file. This ensures compatibility while allowing the MCS-251 instructions to be used to manipulate MCS-51 registers. The data pointer (DPTR) and stack pointer (SP) are extended in the MCS-251 architecture. This allows MCS-51 users to address the MCS-251 address space, and allows them to use a larger stack.

The MCS-51 special function registers (SFRs) are carried over to the MCS-251 architecture without changing the addresses. The extended stack pointer and the data pointer have been mapped to the SFR space to allow using MCS-51 instructions to address beyond the MCS-51 address space.

Extensions to Provide MCS-51 Code Compatibility

All MCS-51 instructions retain their functionality on MCS-251. Any code relative addressing reference the current 64K page where instructions are under execution.

-4-

There are two interrupt transfers available on the MCS-251 architecture. One is fully compatible with the MCS-51 architecture. It pushes two bytes of the program counter (PC) on the stack before jumping to the interrupt vector. The instruction return from interrupt (RETI) pops two bytes of PC. This mode allows existing code which uses the instructions return from subroutine (RET) and return from interrupt (RETI) interchangeably to work. The limitation is that the code size is restricted to 64K.

The preferred mode pushes a new program status word (PSW1) of the MCS-251 and all 3 bytes of the PC. The RETI instruction pops the pushed bytes. Pushing the PSW1 ensures that interrupt service routines written for the MCS-51 can be used with new code for the MCS-251 which relies on the Z and N flags of the PSW to be unchanged. The last two bytes pushed are in the same order in the MCS-251 architecture as they are on the MCS-51 architecture. This ensures that any code that alters the return address will work.

MCS 251 instruction encoding

The MCS-51 architecture provides one unused opcode which does not leave much room for an architectural extension to provide additional instructions. However, changing the instruction set compromises the compatibility. Therefore, to address this issue, the MCS-251 architecture provides two modes of operation: namely binary and source modes. The entire instruction set is available in both modes, but the encoding is different. The encoding is arranged to simplify decoding. The two modes have different applications.

a) Binary Mode

In the binary mode, all 111 of the MCS-51 instructions (49 of which are single byte, 45 of which are two bytes and 17 of which are three bytes) keep their encoding. The additional MCS-251 instructions have an A5H prefix, A5H being the single unused MCS-51 opcode. This mode allows any new code to be linked to existing binaries to run without changing. Any non MCS-51 instruction however has a 1 byte size penalty and a 1 state execution time penalty. This mode is suitable

-5-

for users with large existing code who do not mind the penalty for a small percentage of their code.

b) Source Mode

In the MCS-51 architecture, 32 of the 111 instructions, referred to as register instructions, using Rn (register n) or @Ri (indirect RAM address based on the address contained in register i where i is 0 or 1) in the address field, occupy 160 opcodes. In source mode, these instructions have the A5 prefix, thereby freeing up 160 opcodes for more important instructions. Since the new MCS-251 register-based instructions provide better performance than the MCS-51 instructions that they replace, there is no need to use the old register based instructions. Therefore, adding a byte and a state to the MCS-51 register instructions results in a negligible penalty. In this mode, the MCS-251 instructions do not require the A5 prefix. This shortens these instructions by 1 byte in length and speeds up the execution by 1 state. This mode is suitable for users with all new code, or those with substantial new code who can reassemble/recompile the old code.

Brief Description of the Drawings

Figure 1 is a block diagram showing the functional blocks of an architecture of a suitable microcontroller which may utilize the invented address space, code and instruction encoding extensions.

Figure 2 is a table showing the instructions corresponding to opcodes 06-FF in binary mode and A506-A5FF in source mode.

Figure 3 is a table showing the instructions corresponding to opcodes A508-A5FF in binary mode and 08-FF in source mode.

Figure 4 is a block diagram of an instruction sequencer used to decode two different instruction sets according to the present invention.

Figure 5 shows a system in which a microcontroller incorporating the inventive elements may be used.

Detailed Description of the Invention

Referring to Figure 1, the functional blocks of an architecture of a suitable microcontroller which may utilize the invented address space, code and instruction encoding extensions are shown. Although a

- 6 -

typical microcontroller may include additional functional blocks, the functional blocks shown in Figure 1 are sufficient for explaining how to make and use the present invention. Additionally, persons skilled in the field of the invention will recognize that numerous timing, control and power signals are needed, however, the specifics of such additional signals are highly dependent on the specifics of the microcontroller implementation and are not needed for a proper understanding of the present invention.

The microcontroller shown in Figure 1 includes a central processing unit CPU 11 having an instruction sequencer 13, ALU 15, register file 17, data memory interface 19, program counter (PC) 23, source bus 1, source bus 2 and destination bus. The CPU communicates with the other elements of the microcontroller using a data bus 25, data address bus 27 and bus interface unit 29. Bus interface unit 29 feeds instructions to instruction sequencer 13 over an instruction bus. Instruction sequencer receives the instructions from bus interface unit 29 which are in the form of an opcode and address and/or data and decodes the received opcode, address/data information and places appropriate signals on the source 1 and source 2 buses and control signals to ALU 15 and data memory interface 19 to carry out the requested instruction in a manner well known in the art. Program storage 31 which is typically, but not always, a read only memory (ROM) is used to contain a user program which controls the operation of the microcontroller and connects to the CPU over a memory data bus and memory address bus through bus interface unit 27. Data storage 33, which is typically a random access memory (RAM), contains data used by the program in program storage 31 as it is run in CPU 11. The microcontroller communicates with the outside world using I/O ports 37 which are coupled to the memory data bus and memory address bus and peripherals 41 which are coupled to a peripheral bus and to the data bus and data address bus through peripheral interface 43. User programs may also be stored in external memories coupled to the microcontroller through I/O ports 37. Data used by running programs may also come from or be sent to peripherals 41.

-7-

The CPU accesses code and data through two different buses. Bus interface unit 29 feeds the instruction bus with code from program storage 31 or external memory, both connected to the memory bus. Internal data access is either to/from register file 17 or through the data bus which is connected to data storage 33, peripheral interface 43 and bus interface unit 29. Data accesses to peripherals connected to the peripheral bus is facilitated by peripheral interface unit 43, while accesses to peripherals through I/O ports 37 are facilitated by the bus interface unit. The bus interface unit also transfers data between the memory bus and the data bus.

The present invention lies mainly in the implementation of instruction sequencer 13 and its operation to support an existing instruction set and an expanded instruction set while maintaining full backwards compatibility. However, other aspects of the architecture of the microcontroller family used to implement the invention are described as necessary for a complete understanding of the invention. Although an understanding of the MCS-51 is presumed, further information may be found in the MCS-51 Microcontroller Handbook for the MCS-51 available from Intel Corporation.

20 MCS-251 Address Space

The MCS-251 architecture has one contiguous 16 megabyte address space that is used for both code and data. The 16M address space is partitioned for internal and external access, depending on the amount of on-chip memory.

25 MCS-251 Code Memory

Code memory can reside anywhere in the address space except for reserved areas, such as the register file. Further restrictions may prevent code execution from certain locations that can vary from product to product within the MCS-251 architecture family. Upon reset, code execution begins at address FF:0000H, after which the user can jump to any executable region within the address space. The code memory resides outside the CPU and is partitioned as internal and external memory, depending on the amount of on-chip code memory.

30 MCS-251 Data Memory

-8-

Data memory can reside anywhere in the MCS-251 address space except for reserved locations. The lower 32 bytes of the address space actually reside in the CPU (as part of the register file) and can be accessed as both data memory and general purpose registers. All products in the MCS-251 architecture family have this memory as part of the CPU; the amount of additional on-chip data memory varies from product to product.

MCS-251 Register File

The MCS-251 architecture supports an extra 32 bytes of registers in addition to the four banks of eight registers that the MCS-51 microcontroller architecture provides. The lower eight bytes are mapped between locations 00:00-00:1FH. The lower eight bytes are mapped in this way to support MCS-51 microcontroller register banking. The register-file can be addressed in the following ways, depending upon the registers to be accessed:

Registers 0-15 can be addressed as either byte, word, or double word (Dword) registers.

Registers 16-31 can be addressed as either word or Dword registers.

Registers 56-63 can be addressed only as Dword registers.

There are 16 possible byte registers (R0-R15), 16 possible word registers (WR0-WR30) and 10 possible Dword registers (DR0-DR28, DR56-DR60) that can be addressed in any combination outlined above. DR32-DR52 are theoretically also available in the architecture, but DR32-DR52 need not be implemented.

All Dword registers are Dword aligned; each is addressed as DRk with "k" being the lowest of the 4 consecutive registers. For example, DR4 consists of registers 4-7.

All word registers are word aligned; each is addressed as WRj with "j" being the lower of the 2 consecutive registers. For example, WR4 consists of registers 4-5.

All byte registers are inherently byte aligned; each is addressed as Rm with "m" being the register number. For example R4 consists of register 4.

MCS-251 Stack Pointer (SPX)

In addition to being a word register, DR60 is also a 16-bit stack pointer for the stack. It is used for all stack operations such as pushes/pops, calls/returns, transfer to interrupt service routine and return from interrupt service routine. Making the stack pointer part of the register file allows all MCS-251 instructions to be used for stack pointer manipulation, and enhances stack access through a rich set of addressing modes.

Program Status Word:

The Program Status Word (PSW) contains status bits that reflect the current state of the CPU. It consists of two 8-bit registers, PSW and PSW1 as shown in Table 1. The PSW register retains the existing MCS-51 microcontroller flags and the PSW1 register contains the new MCS-251 flags as well as the CY, AC, RS1, RS0, and OV flags found in the PSW. The new MCS-251 flags are Zero (Z) and Negative (N). The Zero flag is set if the result of the last arithmetic or logical operation was a zero. The Negative flag is set if the result of the last arithmetic or logical operation was negative.

PSW	CY	AC	F0	RS1	RS0	OV	UD	P
-----	----	----	----	-----	-----	----	----	---

PSW1	CY	AC	N	RS1	RS0	OV	Z	.
------	----	----	---	-----	-----	----	---	---

Table 1: Program Status Word Registers

-10-

Symbol	Function																				
CY	Carry Flag																				
AC	Auxiliary Carry Flag (For BCD Operations)																				
F0	Flag 0 (Available to the user for General Purpose)																				
RS1	Register bank select bit 1																				
RS0	Register bank select bit 0																				
	<table><tr><td>RS1</td><td>RS0</td><td>Working Register Bank</td><td>Address</td></tr><tr><td>0</td><td>0</td><td>Bank 0</td><td>(00:00H-00:07H)</td></tr><tr><td>0</td><td>1</td><td>Bank 1</td><td>(00:08H-00:0FH)</td></tr><tr><td>1</td><td>0</td><td>Bank 2</td><td>(00:10H-00:17H)</td></tr><tr><td>1</td><td>1</td><td>Bank 3</td><td>(00:18H-00:1FH)</td></tr></table>	RS1	RS0	Working Register Bank	Address	0	0	Bank 0	(00:00H-00:07H)	0	1	Bank 1	(00:08H-00:0FH)	1	0	Bank 2	(00:10H-00:17H)	1	1	Bank 3	(00:18H-00:1FH)
RS1	RS0	Working Register Bank	Address																		
0	0	Bank 0	(00:00H-00:07H)																		
0	1	Bank 1	(00:08H-00:0FH)																		
1	0	Bank 2	(00:10H-00:17H)																		
1	1	Bank 3	(00:18H-00:1FH)																		
OV	Overflow flag																				
UD	User definable flag																				
P	Parity Flag																				
-	Reserved for future use																				
Z	Zero flag																				
N	Negative flag																				

Table 2: PSW Bit Definitions

- The following is a description of how the MCS-251 microcontroller architecture supports the MCS-51 microcontroller memory organization, instruction set, and user issues as seen by an MCS-51 microcontroller user.

Code Compatibility

- The MCS-251 is MCS-51 microcontroller code compatible. All MCS-51 microcontroller instructions are available in MCS-251.

Address Space Compatibility

- The MCS-51 microcontroller architecture has four separate address spaces: program memory, Special Function Registers (SFRs), internal and external data memory. The MCS-251 architecture incorporates the program memory and the data memory address spaces

-11-

into a 16M unified address space. The mapping is completely transparent to the user and is taken care of by the assembler.

Program Memory:

5 The MCS-51 microcontroller program memory space is mapped at FF:0000H, which is the MCS-251 reset vector. All MCS-51 microcontroller instructions work just as before in the 64K region starting at FF:0000H. The move code byte MOVC instructions access the same 64K region, providing MCS-51 microcontroller compatibility. The MCS-251 assembler assembles MCS-51 microcontroller code in the 64K
10 region making the mapping transparent to the user (all origin (ORG) statements are interpreted with this mapping). The reset and interrupt vectors are correspondingly mapped, avoiding any problems on reset or interrupts.

Internal Data Memory:

15 The internal data memory is mapped at location 00:0000H, ensuring complete runtime compatibility. Register banking, bit addressing, direct/indirect addressing as well as stack access are MCS-51 microcontroller compatible. The MCS-251 address space begins as MCS-51 microcontroller internal data memory and extends to 16M. This
20 allows enhanced data/stack access using new instructions while maintaining compatibility with the MCS-51 microcontroller.

Special Function Registers:

The 128-byte MCS-51 microcontroller SFR space is integrated into a 512-byte MCS-251 SFR space starting at address S:80H. This
25 provides complete compatibility with direct addressing of MCS-51 microcontroller SFRs, including bit addressing. The address/data SFRs such as A, B, DPL, DPH, SP reside in the MCS-251 register file for high performance, however they are also mapped into the 128-byte MCS-51 microcontroller SFR region for compatibility. In the MCS-251
30 architecture, these SFRs can be referred to either by their MCS-51 microcontroller names, MCS-51 microcontroller SFR addresses or the MCS-251 register names as shown in Table 3.

-12-

MCS-51 Microcontroller SFR Name	MCS-51 Microcontroller SFR Addresses	Registers in MCS- 251 Register file	MCS-251 Register Name (byte-wide)
R0 to R7	-	0 through 7	R0 to R7
ACC	E0	11	R11
B	F0	10	R10
DPH, DPL	83, 82	58, 59	DR56
SP	81	63	DR60 (SPX)

Table 3: MCS-51 Microcontroller Registers in the MCS-251

For purposes of compatibility the Program Status Word (PSW) of the MCS-51 microcontroller has been retained unmodified.

5 External Data Memory:

The 64K MCS-51 microcontroller external data memory is mapped at 01:0000H. This provide complete run-time compatibility with the MCS-51 microcontroller, since the lowest 16 address bits of the external data memory are identical the lowest 16 address bits of the external data memory for the MCS-51 microcontroller. Keeping internal and external data memory spaces separated ensures that MOVX instructions do not access internal memory, and that MCS-51 microcontroller MOV (move byte) instructions will not access external memory.

15 Instruction Set Encoding

The MCS-251 opcode map is based on the MCS-51 microcontroller opcode map. It is arranged as two separate maps, namely binary compatible or assembly compatible modes, configurable at reset.

20 The default opcode map is the MCS-51 microcontroller map with 255 opcodes and one ESCAPE prefix (A5). The ESCAPE map allows the user to take advantage of the new MCS-251 instructions. Unused opcodes in the ESCAPE map are reserved for future use.

At initialization, the user may choose to configure the microcontroller to take optimum advantage of the new MCS-251 instructions by providing an input to the microcontroller which causes a

-13-

signal CFG_SRC which is input to sequencer 13 to be asserted. The opcode map remains the same except for the register based instructions of the MCS-51 microcontroller as shown in Figure 2. The register based instructions have opcodes with the lower nibble between 6H and FH (i.e., hexadecimal 6 and hexadecimal F corresponding to decimal 6 and decimal 15 respectively). These 160 opcodes are moved to the ESCAPE map as shown in Figure 3. The new MCS-251 instructions are moved to this freed up space. Unused opcodes are reserved for future use. The register based instructions keep the same machine code (opcode + operand bytes) except that each must now be preceded by the ESCAPE (A5) prefix. The MCS-251 instructions keep the same machine code, except they no longer need to be preceded by the ESCAPE (A5) byte.

That is, in a 256 opcode space which may be encoded as shown in Figure 2, the only unused prefix is A5H which is shown in Figure 2 as A5 OPEN providing a 255 opcode map. In this case, the instruction INC Rn (increment Register n) encodes as 00001rrr₂ where rrr ranges from 000₂ to 111₂ (0 to 7) for n ranging from 0 to 7. Thus, for register 2, the instruction would be INC R2 which would encode as 00001010₂ or 0AH. However, in source mode, i.e., when CFG_SRC is asserted, the A5H prefix is employed, and the instruction INC Rn encodes as 1010 0101 0000 1rrr₂. Thus, INC R2 would encode as A50AH.

In this connection, referring to Figure 3, in source mode, the instruction 0AH would encode as MOVZ WR_j,R_m where j is 0, 2, 4 . . . 30 and m is 0 to 15. Each j is encoded as a hexadecimal number 0H-FH and each m is encoded as a hexadecimal number 0H-FH. Thus, the instruction MOVZ WR10,R2 would encode as 0AA2H. It should be understood that the specifics of the instructions set forth in this description and Figures 2 and 3, including how they cause the microcontroller they are running on to operate are not important to an understanding of the invention, and the specific information provided herein is for the purpose of showing how in one particular embodiment of the invention the same opcode can function as two instructions depending on a user selectable option.

-14-

As previously noted, the signal used to switch between the two modes of operation referred to herein as source mode and binary mode, is initialized based upon a user input. For example, in the architecture shown in Figure 1, a signal placed on I/O ports 37 can be used to indicate whether the microcontroller is to be configured in source mode or binary mode at system start-up. The bus interface unit receives this signal from the memory data bus and stores the signal value (i.e., 0 or 1) in a memory such as an EPROM. The value stored in the EPROM is passed to the instruction sequencer over the instruction bus during system initialization as the CFG_SRC signal. Referring now to Figure 4, upon receiving the CFG_SRC signal, previously stored in a memory such as EPROM 45 from the bus interface unit 29, the signal is latched in latch 47 forming a bit (SRC_MD) within instruction sequencer 13 which is set or reset and as instructions are decoded by instruction sequencer 13 into micro-instructions which control the operation of CPU 11, the state of the SRC_MD bit is used to determine whether the incoming instructions should be interpreted as source mode instructions or binary mode instructions. The implementation details of an instruction sequencer which can operate in this dual mode fashion are highly dependent on the overall microcontroller architecture. However, the implementation details for providing a SRC_MD or equivalent bit in any particular instruction sequencer should be readily apparent from this description.

Referring now to Figure 5, a microcontroller having the invented instruction sequencer 13 with dual mode operation capability is shown connected to an external device such as a scanner, copier, point of sale terminal, CD-ROM drive, tape drive, telephone switch or the like having a memory 61 connected to the microcontroller bus interface 29 and external device controller 63 coupled to the microcontroller peripheral interface. The specifics of these connections are highly device dependent, are well known to persons skilled in the art and are not needed for an understanding of the invention. In the configuration shown in Figure 5, a complete system for performing a particular device dependent function is provided.

-15-

The specifics of the implementation details set forth herein are provided by way of example only to illustrate the concepts forming the invention and should not be construed as limiting the scope of the invention since other microcontroller or microprocessor architectures
5 may utilize an entirely different implementation. However, the various changes which would be needed to implement the invention for other architectures should be readily apparent to persons skilled in the art.

-16-

CLAIMS**I claim:**

1. A microcontroller comprising:
 - a) means for receiving a signal from an external source, said
5 signal having a value which is stored in a memory;
 - b) instruction decoder means adapted to operate in one of
two predetermined modes depending on the state of said stored value,
each of said predetermined modes adapted to operate on one of a first
and a second predetermined instruction set;
 - 10 wherein one of said opcodes in said first predetermined
instruction set is unused and said unused opcode is used as a prefix to
predetermined instructions in said first instruction set when said decoder
is operating in a first one of said two predetermined modes and said
unused opcode is used as a prefix to predetermined instructions in said
15 second instruction set when said decoder is operating in a second one
of said two predetermined modes.
2. The microcontroller defined by Claim 1 wherein said prefix
is used by said decoder to distinguish between two instructions having
the same opcode and is used only for a subset of instructions within said
20 first instruction set and for a subset of instructions within said second
instruction set.
3. The microcontroller defined by Claim 1 wherein said
receiving means in an input port of said microcontroller coupled to a bus
interface unit, said bus interface unit coupled to said decoder means
25 which includes a latch to capture the signal input via said input port
during initialization of said microcontroller.
4. The microcontroller defined by Claim 1 wherein said
instruction decoder means comprises a latch for latching said received
signal and a micro-instruction sequencer for receiving instructions and
30 generating control signals and data which cause a central processing
unit of said microcontroller to operate in a predetermined manner based
upon said received instructions and said latched received signal.

-17-

5. A system for controlling a device comprising:

a) a microcontroller including:

i) means for receiving a signal from an external source,
said signal having a value which is stored in a memory;;

5 ii) instruction decoder means adapted to operate in one of
two predetermined modes depending on the state of said stored value,
each of said predetermined modes adapted to operate on one of a first
and a second predetermined instruction set;

10 wherein one of said opcodes in said first predetermined
instruction set is unused and said unused opcode is used as a prefix to
predetermined instructions in said first instruction set when said decoder
is operating in a first one of said two predetermined modes and said
unused opcode is used as a prefix to predetermined instructions in said
15 second instruction set when said decoder is operating in a second one
of said two predetermined modes.

b) said device having a device memory coupled to a bus
interface of said microcontroller and a device controller coupled to a
peripheral interface of said microcontroller.

1/5




FIG. 1

BIN	0-5	6	7	8	9	A	B	C	D	E	F
SRC	0-5	A5x8	A5x7	A5x8	A5x9	A5x7	A5x8	A5x9	A5x8	A5x7	A5x6
0	USED	INC @R0	INC @R1	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
1	USED	DEC @R0	DEC @R1	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
2	USED	ADD A,@R0	ADD A,@R1	ADD A,R0	ADD A,R1	ADD A,R2	ADD A,R3	ADD A,R4	ADD A,R5	ADD A,R6	ADD A,R7
3	USED	ADDC A,@R0	ADDC A,@R1	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
4	USED	ORL A,@R0	ORL A,@R1	ORL A,R0	ORL A,R1	ORL A,R2	ORL A,R3	ORL A,R4	ORL A,R5	ORL A,R6	ORL A,R7
5	USED	ANL A,@R0	ANL A,@R1	ANL A,R0	ANL A,R1	ANL A,R2	ANL A,R3	ANL A,R4	ANL A,R5	ANL A,R6	ANL A,R7
6	USED	XRL A,@R0	XRL A,@R1	XRL A,R0	XRL A,R1	XRL A,R2	XRL A,R3	XRL A,R4	XRL A,R5	XRL A,R6	XRL A,R7
7	USED	MOV R0,#data	MOV @R1,#data	MOV R0,#data	MOV R1,#data	MOV R2,#data	MOV R3,#data	MOV R4,#data	MOV R5,#data	MOV R6,#data	MOV R7,#data
8	USED	MOV direct,@R0	MOV direct,@R1	MOV direct,R0	MOV direct,R1	MOV direct,R2	MOV direct,R3	MOV direct,R4	MOV direct,R5	MOV direct,R6	MOV direct,R7
9	USED	SUBB A,@R0	SUBB A,@R1	SUBB A,R0	SUBB A,R1	SUBB A,R2	SUBB A,R3	SUBB A,R4	SUBB A,R5	SUBB A,R6	SUBB A,R7
A	USED A5 OPEN	MOV @R0,direct	MOV @R1,direct	MOV R0,direct	MOV R1,direct	MOV R2,direct	MOV R3,direct	MOV R4,direct	MOV R5,direct	MOV R6,direct	MOV R7,direct
B	USED	CJNE @R0,#data,rel	CJNE @R1,#data,rel	CJNE R0,#data,rel	CJNE R1,#data,rel	CJNE R2,#data,rel	CJNE R3,#data,rel	CJNE R4,#data,rel	CJNE R5,#data,rel	CJNE R6,#data,rel	CJNE R7,#data,rel
C	USED	XCH A,@R0	XCH A,@R1	XCH A,R0	XCH A,R1	XCH A,R2	XCH A,R3	XCH A,R4	XCH A,R5	XCH A,R6	XCH A,R7
D	USED	XCHD A,@R0	XCHD A,@R1	XCHD A,R0	XCHD A,R1	XCHD A,R2	XCHD A,R3	XCHD A,R4	XCHD A,R5	XCHD A,R6	XCHD A,R7
E	USED	MOV A,@R0	MOV A,@R1	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
F	USED	MOC @R0,A	MOC @R1,A	MOC R0,A	MOC R1,A	MOC R2,A	MOC R3,A	MOC R4,A	MOC R5,A	MOC R6,A	MOC R7,A

x ranges from 0H to FH

Fig. 2

3/5

BINARY MODE	A5x8	A5x9	A5xA	A5xB	A5xC	A5xC	A5xE	A5xF
SOURCE MODE	x8	x9	xA	xB	xC	xD	xE	xF
0	JSLE rel	MOV Rm, @WRj+dis	MOVZ WRj, Rm	INC Rm/ WRj/DRk, #short MOV reg, ind			SRA reg	
1	JSG rel	MOV@ WRj+ dis, Rm	MOVS WRj, Rm	DEC Rm/ WRj/DRk, #short MOV ind, reg			SRL reg	
2	JLE rel	MOV Rm, @DRk+dis			ADD Rm, Rm	ADD WRj, WRj	ADD reg, op2	ADD DRk, DRk
3	JG rel	MOV@ DRk+ dis, Rm					SLL reg	
4	JSL rel	MOV WRj, @WRj+Dis			ORL Rm, Rm	ORL WRj, WRj	ORL reg, op2	
5	JSGE rel	MOV@ WRj+ dis, WRj			ANL Rm, Rm	ANL WRj, WRj	ANL reg, op2	
6	JF rel	MOV WRj, @DRk+dis			XRL Rm, Rm	XRL WRj, WRj	XRL reg, op2	
7	JNE rel	MOV@ DRk+ dis, WRj	MOV op1, reg		MOV Rm, Rm	MOV WRj, WRj	MOV reg, op2	MOV DRk, DRk
8		LJMP@ WRj EJMP@ DRk			DIV Rm, Rm	DIV WRj, WRj		
9		LCALL@WR ECALL@DRk			SUB Rm, Rm	SUB WRj, WRj	SUB reg, op2	SUB DRk, DRk
A		BIT Instructions	ERET		MUL Rm, Rm	MUL WRj, WRj		
B		TRAP			CMP Rm, Rm	CMP WRj, WRj	CMP reg, op2	CMP DRk, DRk
C			PUSH op1* MOV DRk, PC					
D			POP op1*					
F								

x ranges from 0H to FH

Fig. 3

4/5





FIG. 4

**Fig. 5**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/18838

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : G06F 9/30

US CL : 395/570, 395/386

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 395/570, 395/386, 395/389

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 5,335,331 (MURAO ET AL.) 02 August 1994, col. 4, lines 44-51, col. 4, line 66 to col. 5, line 17, col. 3, lines 25-30, col. 3, lines 10-20, col. 4, lines 44-51, col. 2, 54-62.	1, 3-5
Y	US, A, 4,531,200 (WHITLEY) 23 July 1985, col. 2, lines 13-23, col. 3, line 65 to col. 4, line 33, col. 9, lines 12-39.	1-2
A,P	US, A, 5,555,423 (GROCHOWSKI ET AL.) 10 September 1996, abstract and fig. 1.	1,3-5
A	US, A, 5,274,776 (SENTA) 28 December 1993, abstract and fig. 1.	1,3-5



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be part of particular relevance	X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubt on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	A*	document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means		
P document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

05 FEBRUARY 1997

Date of mailing of the international search report

05 MAR 1997

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

Parshetti S. Lall

Telephone No. (703) 305-9715

This Page Blank (uspto)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

This Page Blank (uspto)